您好,欢迎来到维库电子市场网 登录 | 免费注册
3年
企业信息

深圳市迅丰达电子科技有限公司

卖家积分:4001分-5000分

营业执照:已审核

经营模式:贸易/代理/分销

所在地区:广东 深圳

人气:278664
企业档案

相关证件:营业执照已审核 

会员类型:

会员年限:3年

陈小姐 QQ:2885869107

电话:13824331138

手机:13824331138

阿库IM:

地址:赛格广场3504A

E-mail:491961368@qq.com

原装K4E8E324ED-EGCG LPDDR3
原装K4E8E324ED-EGCG LPDDR3
<>

原装K4E8E324ED-EGCG LPDDR3

型号:

K4E8E324ED-EGCG

制造商:

SAMSUNG/三星

封装:

BGA

批次:

21+

温度:

-25°C~+70°C

产品信息

K4E8E324ED-EGCG 三代低功耗双倍数据率同步动态随机存储器

8Gb LPDDR3 SDRAM 178FBGA, 11x11.5 256M x32 (32M x32 x 8banks)



属性


制造商 SAMSUNG

电压 1.8 / 1.2 V/ 1.2 V

温度规格 -25°C~+70°C

速度 1066MHz

容量 8 Gb



功能介绍


LPDDR3-SDRAM is a high-speed synchronous DRAM device internally configured as an 8-Bank memory.

This device contains the following number of bits:

8Gb has 8,589,934,592 bits

LPDDR3 devices use a double data rate architecture on the Command/Address (CA) bus to reduce the number of input pins in the system. The 10-bit CA

bus contains command, address, and bank information. Each command uses one clock cycle, during which command information is transferred on both

the positive and negative edge of the clock.

These devices also use a double data rate architecture on the DQ pins to achieve high speed operation. The double data rate architecture is essentially

an 8n prefetch architecture with an interface designed to transfer two data bits per DQ every clock cycle at the I/O pins. A single read or write access for

the LPDDR3 SDRAM effectively consists of a single 8n-bit wide, one clock cycle data transfer at the internal DRAM core and eight corresponding n-bit

wide, one-half-clock-cycle data transfers at the I/O pins.