您好,欢迎来到维库电子市场网 登录 | 免费注册
3年
企业信息

深圳市迅丰达电子科技有限公司

卖家积分:4001分-5000分

营业执照:已审核

经营模式:贸易/代理/分销

所在地区:广东 深圳

人气:260082
企业档案

相关证件:营业执照已审核 

会员类型:

会员年限:3年

陈小姐 QQ:2885869107

电话:13824331138

手机:13824331138

阿库IM:

地址:赛格广场3504A

E-mail:491961368@qq.com

供应H57V2562GTR-75C  原装 SDRAM
供应H57V2562GTR-75C  原装 SDRAM
<>

H57V2562GTR-75C 原装 SDRAM

型号:

H57V2562GTR-75C

制造商:

SK Hynix /海力士

封装:

FBGA

批次:

21+/22+

无铅/环保:

无铅/环保

产品信息

H57V2562GTR-75C  原装 SDRAM

256Mb Synchronous DRAM based on 4M x 4Bank x16 I/O

 

H57V2562GTR-75C  原装 SDRAM的技术参数:

制造商

SK Hynix

存储器构架(格式)

DRAM

存储器容量

256Mb (16M x 16)

工作电压

3V ~ 3.6V

存储器类型

Volatile

时钟频率

133MHz

封装/箱体

54 Pin TSOPII 400mil x 875mil 0.8mm pin pitch

环境温度(度)

0 to 70  

存储温度(度)

-55 to 125

 

H57V2562GTR-75C  原装 SDRAM 的描述:

The Hynix H57V2562GTR Synchronous DRAM is 268,435,456bit CMOS Synchronous DRAM, ideally suited for the consumer memory applications which requires large memory density and high bandwidth. It is organized as 4banks of 4,194,304 x 16 I/O.

 

 Synchronous DRAM is a type of DRAM which operates in synchronization with input clock. The Hynix Synchronous DRAM latch each control signal at the rising edge of a basic input clock (CLK) and input/output data in synchronization with the input clock (CLK).

 

The address lines are multiplexed with the Data Input/ Output signals on a multiplexed x16 Input/ Output bus. All the commands are latched in synchronization with the rising edge of CLK. The Synchronous DRAM provides for programmable read or write Burst length of Programmable burst lengths: 1, 2, 4, 8 locations or full page.